> Something like that anyhow .. :) the point is, the address and data > bus on an amd64 are 64 bits so random 32 bit operations actually > cost MORE. Do the CPUs in question really support partial writebacks from the cache?